Mercurial > dive4elements > framework
annotate artifacts-common/src/main/java/org/dive4elements/artifacts/common/utils/LRUCache.java @ 585:0960b825516a 3.2.x tip
Ensure the build does not fail due to non-ASCII characters
author | Tom Gottfried <tom@intevation.de> |
---|---|
date | Wed, 15 Nov 2023 10:34:52 +0100 |
parents | 415df0fc4fa1 |
children |
rev | line source |
---|---|
475
415df0fc4fa1
Fixed maven group ids
Sascha L. Teichmann <teichmann@intevation.de>
parents:
472
diff
changeset
|
1 package org.dive4elements.artifacts.common.utils; |
306
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
2 |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
3 import java.util.Map; |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
4 import java.util.LinkedHashMap; |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
5 |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
6 public class LRUCache<K, V> |
394
c40729bfe06d
Removed trailing whitespace.
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
306
diff
changeset
|
7 extends LinkedHashMap<K, V> |
306
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
8 { |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
9 public static final int DEFAULT_MAX_CAPACITY = 25; |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
10 |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
11 private int maxCapacity; |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
12 |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
13 public LRUCache() { |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
14 this(DEFAULT_MAX_CAPACITY); |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
15 } |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
16 |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
17 public LRUCache(int maxCapacity) { |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
18 this.maxCapacity = maxCapacity; |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
19 } |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
20 |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
21 @Override |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
22 protected boolean removeEldestEntry(Map.Entry<K, V> eldest) { |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
23 return size() > maxCapacity; |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
24 } |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
25 } |
9dbeb88006e9
Added simple in-memory LRU cache
Sascha L. Teichmann <sascha.teichmann@intevation.de>
parents:
diff
changeset
|
26 // vim:set ts=4 sw=4 si et sta sts=4 fenc=utf8 : |